


<b>Henrik Forstén</b>	
Sheet: /	
File: vna2.sch	
<b>Title: VNA</b>	
Size: A4	Date: 2016-07-27
KiCad E.D.A. kicad (2017-03-01 revision 9f1e154)-master	Rev: 1
	Id: 1/15







**Henrik Forstén**

Sheet: /transmitter/  
File: transmitter.sch



**Title: VNA**

Size: A4 Date: 2016-07-27  
KiCad E.D.A. kicad (2017-03-01 revision 9f1e154)-master

**Rev: 1**  
Id: 2/15



Shield clips



Henrik Forstén

Sheet: /receiver/  
File: receiver.sch


Title: VNA

Size: A4 Date: 2016-07-27

KiCad E.D.A. kicad (2017-03-01 revision 9f1e154)-master

Rev: 1

Id: 3/15




**Henrik Forstén**

Sheet: /receiver/lo\_synth/  
File: transmitter.sch

**Title: VNA**

Size: A4 Date: 2016-07-27  
KiCad E.D.A. kicad (2017-03-01 revision 9f1e154)-master

**Rev: 1**  
Id: 4/15



PE4240 switch control truth table:

CTRL1	CTRL2	RFC-RF1	RFC-RF2
Low	Low	Off	Off
Low	High	Off	On
High	Low	On	Off
High	High	N/A	N/A


Port	A1	A2	B1	B2	C1	C2
RF1	1	0	0	0	1	0
RF2	0	1	0	0	1	0
RF3	0	0	1	0	0	1
RF4	0	0	0	1	0	1

Sheet: /receiver/RX switch/  
File: rx\_switch.sch

**Title:**

Size: A4 Date: KiCad E.D.A. kicad (2017-03-01 revision 9f1e154)-master

Rev: Id: 5/15




Sheet: /receiver/RX LNA/  
 File: rx\_lna.sch

**Title:**

Size: A4 Date:  
 KiCad E.D.A. kicad (2017-03-01 revision 9f1e154)-master

**Rev:**  
 Id: 6/15




Sheet: /receiver/IF amp/  
 File: if\_amp.sch

**Title:**

Size: A4 Date:  
 KiCad E.D.A. kicad (2017-03-01 revision 9f1e154)-master

**Rev:**  
 Id: 7/15



**Henrik Forstén**


Sheet: /filter\_bank/  
File: filter\_bank.sch

**Title: VNA**

Size: A4 Date: 2016-07-27  
KiCad E.D.A. kicad (2017-03-01 revision 9f1e154)-master


**Rev: 1**  
Id: 8/15








Max 300 mA  
Trise: 25 C

fpga\_power



fpga\_power.sch

<b>Henrik Forstén</b>	
Sheet: /power/	
File: power.sch	
<b>Title: VNA</b>	
Size: A4	Date: 2016-07-27
KiCad E.D.A. kicad (2017-03-01 revision 9f1e154)-master	Rev: 1
	Id: 9/15




Sheet: /power/fpga\_power/  
File: fpga\_power.sch


**Title:**

Size: A4 Date:  
KiCad E.D.A. kicad (2017-03-01 revision 9f1e154)-master

**Rev:**  
Id: 10/15



<b>Henrik Forstén</b>	
Sheet: /tx_amp/	
File: tx_amp.sch	
<b>Title: VNA</b>	
Size: A4	Date: 2016-07-27
KiCad E.D.A. kicad (2017-03-01 revision 9f1e154)-master	Rev: 1
	Id: 11/15





PE4240 switch control truth table:

CTRL1	CTRL2	RFC-RF1	RFC-RF2
Low	Low	Off	Off
Low	High	Off	On
High	Low	On	Off
High	High	N/A	N/A






Sheet: /port switch/  
 File: port\_switch.sch

**Title:**

Size: A4	Date:	Rev:
KiCad E.D.A. kicad (2017-03-01 revision 9f1e154)-master		Id: 12/15








TODO: Programming pins




Power supply ramp time: 0.2 ms - 50 ms

Quiescent current 1V0: 97 mA  
1V8: 22 mA  
3V3: 2 mA

Power-on current 1V0: Iq + 180 mA  
1V8: Iq + 40 mA  
3V3: Iq + 40 mA







Sheet: /fpga/adc/  
File: adc.sch

**Title:**

Size: A4 Date:  
KiCad E.D.A. kicad (2017-03-01 revision 9f1e154)-master

Rev:  
Id: 15/15